

Remarks

Claims 16-36 and 46-60 are pending in this application, with claims 16, 22, 28, 46, 51 and 56 being independent. Claims 16, 22, 28, 46, 51 and 56 have been amended to recite a method of manufacturing a device comprising a pixel region and a drive circuit, each comprising a transistor, with the drive circuit being connected to provide a drive signal to the transistor of the pixel region, and to recite that the active layer, which includes a plurality of semiconductor islands arranged in parallel to each other, is formed "at least in the pixel region" of the device. Support for the amendment may be found in the application at least at pages 9 and 11 and in Figs. 4A-4D and 5A-5D. Claims 17-18, 23-25, 31-33, 47, 48, 52, 53, 57 and 58 have been amended in view of the amendments to the independent claims. No new matter has been introduced.

The pending claims have been rejected as being unpatentable over Yamazaki (U.S. Patent No. 6,198,133) in view of Nakamura (JP6-123896). Applicants request reconsideration and withdrawal of the rejection of the pending claims because neither Yamazaki, Nakamura, nor any proper combination of the two describes or suggests forming, at least in a pixel region of a device, an active layer comprising a plurality of semiconductor islands arranged in parallel to each other over a substrate, as now recited in each of the pending claims.

As acknowledged by the Examiner, Yamazaki fails to describe or suggest forming an active layer comprising a plurality of semiconductor islands arranged in parallel to each other over a substrate, and, therefore, necessarily fails to describe or suggest forming such an active layer at least in a pixel region of a device, as claimed.

Nakamura describes an active matrix liquid crystal display device that includes a driving circuit that drives a plurality of display pixels. The driving circuit includes a shift register 1, a buffer 2, and a switching thin film transistor for video signal writing 3, and the display pixels each include a switching thin film transistor 5 and a display pixel portion 4. See Fig. 1, 3, and 7. Nakamura describes forming the thin film transistor for video signal writing 3 using a plurality of thin film transistors that are connected in parallel and optionally forming the buffer circuit 2 using a plurality of thin film transistors that are connected in parallel. By using this structure for the transistor 3 and optionally for the buffer circuit 2 of the driving circuit, Nakamura asserts that


the driving circuit may enjoy various performance benefits, including making the ON-resistance of the transistor 3 lower, making a period for writing shorter, and reducing the division number of video signals in the display. See paragraphs 0006-0013, Fig. 7 (which shows transistor 3 formed using a plurality of transistors connected in parallel) and Fig. 3 (which shows both the transistor 3 and the buffer circuit 2 each being formed using a plurality of transistors connected in parallel). Nakamura, however, does not describe or suggest forming any of the switching thin film transistors 5 of the display pixels using a plurality of thin film transistors. Rather, as shown in Figs. 1, 3 and 7, the transistors 5 in the pixel region of the display device are each formed as a single thin film transistor. Accordingly, nothing in Nakamura would have led one of ordinary skill in the art to modify the pixel region or Yamazaki to arrive at the claimed subject matter.

Therefore, for at least this reason, applicants request reconsideration and withdrawal of the rejections of the pending claims.

Applicants submit that all claims are in condition for allowance.

The fees in the amount of \$460 for a two-month Petition for Extension of Time fee is being paid concurrently herewith on the Electronic Filing System (EFS) by way of Deposit Account authorization. Please apply any other charges or credits to deposit account 06-1050.

Date: February 13, 2008

Respectfully submitted,


Roberto L. Devoto
Reg. No. 55,108

Customer No. 26171
Fish & Richardson P.C.
1425 K Street, N.W.
11th Floor
Washington, DC 20005-3500
Telephone: (202) 783-5070
Facsimile: (202) 783-2331